On the Power of One Bit of a #P Function
نویسندگان
چکیده
We introduce the class MP of languages L which can be solved in polynomial time with an oracle for one selected bit of the value f (y) of a #P function f on a selected argument y. This extends the much-studied language classes P and PP, which correspond to the power of the least and most signiicant bits, respectively. We show that MP is captured by the power of the middle bit; namely: a language L is in MP ii for some #P function f 0 and all x, x 2 L () the middle bit of f 0 (x) in binary notation is a `1'. Also, S. Toda's proof Tod89, Tod91] that the polynomial hierarchy (PH) is contained in P #P actually gives: PH BPPP] CP MP. The class MP has complete problems, and is closed under complements and under polynomial-time many-one reducibility. We show that MP is closed under intersection ii, for any xed k > 0, k bits of a #P function are no more powerful than one. Moreover, if there is a polynomial-time construction for the closure under intersection, then O(log n)-many bits have the same power as one. We examine the subclass AmpMP of languages whose MP representations can be \ampliied," showing that BPPP] AmpMP, and that for any p m-closed subclass C of AmpMP, MP C = MP. Hence BPPP] is low for MP, and if C=P AmpMP, then PP PP = MP. Finally, our work leads to a purely mathematical question about the size of integer-valued polynomials p(x; y) which satisfy certain congruence relations, one which also matters to the theory of bounded-depth circuits.
منابع مشابه
A High-Speed Dual-Bit Parallel Adder based on Carbon Nanotube FET technology for use in arithmetic units
In this paper, a Dual-Bit Parallel Adder (DBPA) based on minority function using Carbon-Nanotube Field-Effect Transistor (CNFET) is proposed. The possibility of having several threshold voltage (Vt) levels by CNFETs leading to wide use of them in designing of digital circuits. The main goal of designing proposed DBPA is to reduce critical path delay in adder circuits. The proposed design positi...
متن کاملModified 32-Bit Shift-Add Multiplier Design for Low Power Application
Multiplication is a basic operation in any signal processing application. Multiplication is the most important one among the four arithmetic operations like addition, subtraction, and division. Multipliers are usually hardware intensive, and the main parameters of concern are high speed, low cost, and less VLSI area. The propagation time and power consumption in the multiplier are always high. ...
متن کاملDesign and Simulation of a 2GHz, 64×64 bit Arithmetic Logic Unit in 130nm CMOS Technology
The purpose of this paper is to design a 64×64 bit low power, low delay and high speed Arithmetic Logic Unit (ALU). Arithmetic Logic Unit performs arithmetic operation like addition, multiplication. Adders play important role in ALU. For designing adder, the combination of carry lookahead adder and carry select adder, also add-one circuit have been used to achieve high speed and low area. In mu...
متن کاملImage Encryption by Using Combination of DNA Sequence and Lattice Map
In recent years, the advancement of digital technology has led to an increase in data transmission on the Internet. Security of images is one of the biggest concern of many researchers. Therefore, numerous algorithms have been presented for image encryption. An efficient encryption algorithm should have high security and low search time along with high complexity.DNA encryption is one of the fa...
متن کاملA Sub-threshold 9T SRAM Cell with High Write and Read ability with Bit Interleaving Capability
This paper proposes a new sub-threshold low power 9T static random-access memory (SRAM) cell compatible with bit interleaving structure in which the effective sizing adjustment of access transistors in write mode is provided by isolating writing and reading paths. In the proposed cell, we consider a weak inverter to make better write mode operation. Moreover applying boosted word line feature ...
متن کاملAn Efficient Neurodynamic Scheme for Solving a Class of Nonconvex Nonlinear Optimization Problems
By p-power (or partial p-power) transformation, the Lagrangian function in nonconvex optimization problem becomes locally convex. In this paper, we present a neural network based on an NCP function for solving the nonconvex optimization problem. An important feature of this neural network is the one-to-one correspondence between its equilibria and KKT points of the nonconvex optimizatio...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1992